Difference between revisions of "Cadence Testbench"

From ift
(Created page with "= Simulate with corner cases = To simulate with the corner cases in the fabrication process you have to add the corner files provided in the design kit. File:Selection_001...")
(No difference)

Revision as of 10:55, 27 October 2015

Simulate with corner cases

To simulate with the corner cases in the fabrication process you have to add the corner files provided in the design kit.

Selection 001.png Choose "Click to add corner"

"Click to add" the model files you need.

Ex. The corner files for the MOS transistor in IHP130nm process is located in $IHP_TECH/tech/SG13_MOS/library/spectre/cornerMOSlv_psp.scs

After adding the model files needed proceed by adding multiple corners:

Corner.png

The model files contains sections with the different corners. Choose sections and make sure you enable the section "tick box" and name the corner with a corresponding name:

Sections.png

The corners setup also makes it possible to simulate for different temperatures or design variables like VDD and transistor length. Ex. test for three different temperatures with comma as separation: -20,30,80

Complete.png