Modelsim/Questa: Difference between revisions
(New page: Mapping av alterabibliotek: * vmap apex20ke /pakke/mgc/altera/vhdl/apex20ke* Simulering av VHDL VHDL Testbenk Synthese av VHDL) |
|||
| (26 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
[[Simulering av VHDL]] | [[Simulering av VHDL]] | ||
| Line 7: | Line 4: | ||
[[Synthese av VHDL]] | [[Synthese av VHDL]] | ||
== Referanselitteratur == | |||
[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL] | |||
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook] | |||
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example] | |||
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)] | |||
[http://model.com/content/modelsim-pe-simulation-and-debug Modelsim] | |||
[http://m.eet.com/media/1151614/23798-46098.pdf 10 tips for generating reusable VHDL] | |||
[http://www.actel.com/documents/hdlcode_ug.pdf Actel HDL coding Style Guide] | |||
[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer] | |||
[https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ] | |||
[https://github.com/UVVM Bitvis UVVM på GitHub ] | |||
[[Category:Mikroelektronikk]] | |||