Modelsim/Questa: Difference between revisions

From ift
mNo edit summary
 
(19 intermediate revisions by 3 users not shown)
Line 1: Line 1:
Mapping av alterabibliotek:
* vmap apex20ke /prog/altera/vhdl/apex20ke
[[Simulering av VHDL]]
[[Simulering av VHDL]]


Line 9: Line 6:


== Referanselitteratur ==
== Referanselitteratur ==
[[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDl]]
[http://en.wikipedia.org/wiki/VHDL Wikipedia:VHDL]
 
[http://freerangefactory.org/books_tuts.html Free Range VHDL textbook]
 
[http://esd.cs.ucr.edu/labs/tutorial/ VHDL Tutorial: Learn by Example]
 
[http://www.ioenotes.edu.np/media/notes/embedded-system/vhdl.pdf VHDL Quick Start (slides by Ashenden)]
 
[http://model.com/content/modelsim-pe-simulation-and-debug Modelsim]
 
[http://m.eet.com/media/1151614/23798-46098.pdf 10 tips for generating reusable VHDL]
 
[http://www.actel.com/documents/hdlcode_ug.pdf Actel HDL coding Style Guide]
 
[http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html VHDL primer]
 
[https://bitvis.no/dev-tools/uvvm/ Bitvis Universal VHDL Verification Methodology ]
 
[https://github.com/UVVM Bitvis UVVM på GitHub ]


[[Category:Mikroelektronikk]]
[[Category:Mikroelektronikk]]

Latest revision as of 21:13, 4 February 2021