Cadence Virtuoso overview

From ift
Revision as of 12:37, 18 October 2017 by Fli091 (talk | contribs) (Some text to the different IC processes)

IC design flow using Cadence

We have access to several silicon technologies from different foundries

Simulation

Virtuoso Testbench

Layout

Layout XL and IHP SG13S

Helpful stuff

MikroserverSetup - setup for easy connection to the mikroservers and Cadence Virtuoso

Transistor operating point printer - Script to extract transistor operating point parameters after simulation.

ADEXL-butterfly-curves - Howto make DC butterfly curves easily.