Cadence Virtuoso overview

Analog IC design flow using Cadence from basics (Schematic capture, Netlist extraction, Simulating using ELDO, Layout, Signoff Layout)

TSMC 130nm process

IHP 130nm process

AMS 350nm process

Helpful stuff

Transistor operating point printer - Script to extract transistor operating point parameters after simulation.