Busy Box and related: Difference between revisions

From ift
No edit summary
No edit summary
Line 41: Line 41:
<ul>
<ul>
<li>'''Version 1.01: '''</li>
<li>'''Version 1.01: '''</li>
[http://svn.ift.uib.no/svn/busybox_firmware/trunk/busybox_files/busybox_fpga1.bit busybox_fpga1.bit] |  
[http://svn.ift.uib.no/svn/busybox_firmware/trunk/busybox_files/busybox_fpga1.bit busybox_fpga1.bit] |
[http://svn.ift.uib.no/svn/busybox_firmware/trunk/busybox_files/busybox_fpga2.bit busybox_fpga2.bit] |
[http://svn.ift.uib.no/svn/busybox_firmware/trunk/busybox_files/busybox_fpga2.bit busybox_fpga2.bit] |
[http://svn.ift.uib.no/svn/busybox_firmware/trunk/busybox_files/busybox_fpga1_solo.bit busybox_fpga1_solo.bit]
[http://svn.ift.uib.no/svn/busybox_firmware/trunk/busybox_files/busybox_fpga1_solo.bit busybox_fpga1_solo.bit]
Line 49: Line 49:
VHDL source code for Trigger Receiver module:<br>
VHDL source code for Trigger Receiver module:<br>
<ul>
<ul>
[http://web.ift.uib.no/kjekscgi-bin/viewcvs.cgi/vhdlcvs/trigger_receiver/vhdl/ | CVS for Trigger Receiver]
[http://web.ift.uib.no/kjekscgi-bin/viewcvs.cgi/vhdlcvs/trigger_receiver/vhdl/ CVS for Trigger Receiver]
</ul>
</ul>
<br>
<br>
Line 55: Line 55:


DCS board firmware for BusyBox:<br>
DCS board firmware for BusyBox:<br>
[[Electronics_for_the_Time_Projection_Chamber_(TPC)#Download_Section | BUSYBOX]]
[[Electronics_for_the_Time_Projection_Chamber_(TPC)#Download_Section BUSYBOX]]
<br>
<br>



Revision as of 12:29, 20 May 2009

Overview

Traditionally the Fee in ALICE sub-detectors indicates when its buffers are full and cannot handle further triggers from the CTP. This is either done directly or through the FANIN module to the LTU with a busy signal.

Due to dense cabling, four of the ALICE sub-detectors (TPC, PHOS, FMD and EMCal), utilize a BusyBox to keep track of free buffers in their Fec. The BusyBox asserts the busy signal to the LTU when one or more of these conditions are true:

  1. Buffers in Fec are full
  2. Upon receiving a trigger sequence from TTC
  3. When the TTC sends a global reset to the Fee

The busy signal is de-asserted when one or more FEC buffers are freed

The BusyBoxes are located in the DAQ counting rom.

Version history

1.0

  • Magne Munkejord


1.01 (~may 2009)

  • Firmware version register added to 0x2015
  • Busy Controller module updated to handle orphan messages


Download Section

Specification document:
user_guide_busybox.pdf


Source files:
SVN database | CVS database Trigger Receiver


BusyBox firmware:


VHDL source code for Trigger Receiver module:



DCS board firmware for BusyBox:
Electronics_for_the_Time_Projection_Chamber_(TPC)#Download_Section BUSYBOX

Related documents for BusyBox:
RCU Trigger Receiver Module

Master Thesis, Magne Munkejord

PhD Thesis, Johan Alme