Difference between revisions of "Bitvis UVVM VHDL Verification Component Framework"

From ift
Line 5: Line 5:
  
 
=== What's included? ===
 
=== What's included? ===
 +
[[File:Screenshot from 2016-01-26 14:08:42.png|thumb]]

Revision as of 14:11, 26 January 2016

Introduction

Bitvis UVVM VVC Framework is a complete framework for making VHDL testbenches for verification of FPGA and ASIC desing. You can download the complete code-base, examples and simulations scripts from the Bitvis web page.

What's included?